

NanoAmp Solutions, Inc. 670 North McCarthy Blvd. Suite 220, Milpitas, CA 95035 ph: 408-935-7777, FAX: 408-935-7770 www.nanoamp.com

N08L163WC2C

Advance Information

8*Mb Ultra-Low Power Asynchronous CMOS SRAM* 512K × 16 bit

Overview

The N08L163WC2C is an integrated memory device containing a 8 Mbit Static Random Access Memory organized as 524,288 words by 16 bits. The device is designed and fabricated using NanoAmp's advanced CMOS technology to provide both high-speed performance and ultra-low power. The device operates with two chip enable (CE1 and CE2) controls and output enable (OE) to allow for easy memory expansion. Byte controls (UB and LB) allow the upper and lower bytes to be accessed independently and can also be used to deselect the device. The N08L163WC2C is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide


temperature range of -40°C to +85°C and is available in JEDEC standard packages compatible with other standard 512Kb x 16 SRAMs

Features

- Single Wide Power Supply Range 2.2 to 3.6 Volts
- Very low standby current 2.0µA at 3.0V (Typical)
- Very low operating current 1.5mA at 3.0V and 1µs(Typical)
- Simple memory control Dual Chip Enables (CE1 and CE2) Byte control for independent byte operation Output Enable (OE) for memory expansion
- Low voltage data retention Vcc = 1.5V
- Very fast output enable access time 25ns OE access time
- Automatic power down to standby mode
- TTL compatible three-state output driver
- Ultra Low Power Sort Available

Part Number	Package Type	Operating Temperature	Power Supply (Vcc)	Speed	Standby Current (I _{SB}), Typical	Operating Current (Icc), Typical
N08L163WC2CZ1	VFBGA Pb-Free	-40°C to +85°C	2.2V - 3.6V	55ns	2 μΑ	1.5 mA @ 1MHz

Pin Configuration



Pin Descriptions

Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
WE	Write Enable Input
CE1, CE2	Chip Enable Input
OE	Output Enable Input
LB	Lower Byte Enable Input
UB	Upper Byte Enable Input
I/O ₀ -I/O ₁₅	Data Inputs/Outputs
V _{CC}	Power
V _{SS}	Ground
NC	Not Connected

Product Family


www.DataSheet4U.com The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com.

NanoAmp Solutions, Inc.

N08L163WC2C

Advance Information

www.DataSheet4U.com



Н	Х	Х	Х	Х	Х	High Z	Standby ²	Standby
Х	L	Х	Х	Х	Х	High Z	Standby ²	Standby
Х	Х	Х	Х	Н	Н	High Z	Standby ²	Standby
L	Н	L	X ³	L ¹	L ¹	Data In	Write ³	Active
L	Н	Н	L	L ¹	L ¹	Data Out	Read	Active
L	Н	Н	Н	L ¹	L ¹	High Z	Active	Active

1. When $\overline{\text{UB}}$ and $\overline{\text{LB}}$ are in select mode (low), I/O₀ - I/O₁₅ are affected as shown. When $\overline{\text{LB}}$ only is in the select mode only I/O₀ - I/O₇ are affected as shown. When $\overline{\text{UB}}$ is in the select mode only I/O₈ - I/O₁₅ are affected as shown.

2. When the device is in standby mode, control inputs (WE, OE, UB, and LB), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

3. When WE is invoked, the OE input is internally disabled and has no effect on the circuit.

Capacitance¹

ltem	Symbol	Test Condition	Min	Мах	Unit
Input Capacitance	C _{IN}	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		10	pF
I/O Capacitance	C _{I/O}	V _{IN} = 0V, f = 1 MHz, T _A = 25 ^o C		10	pF

1. These parameters are verified in device characterization and are not 100% tested

www.DataSheet2020m The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com.

Advance Information

www.DataSheet4U.co

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	V _{IN,OUT}	–0.3 to V _{CC} +0.3	V
Voltage on V_{CC} Supply Relative to V_{SS}	V _{CC}	-0.3 to 4.5	V
Power Dissipation	PD	500	mW
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	-40 to +85	°C
Soldering Temperature and Time	T _{SOLDER}	260 ^o C, 10sec	°C

Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional oper-ation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Characteristics (Over Specified Temperature Range)

Item	Symbol	Test Conditions	Test Conditions		Typ ¹	Мах	Unit
Supply Voltage	V _{CC}			2.2	3.0	3.6	V
Data Retention Voltage	V _{DR}	Chip Disabled		1.5			V
Input High Voltage	V _{IH}	Vcc = 2.2V to 2.7V		1.8		V _{CC} +0.3	v
Input High Voltage	ЧН	Vcc = 2.7V to 3.6V		2.2		V _{CC} +0.3	v
Input Low Voltage	V _{IL}	Vcc = 2.2V to 2.7V		-0.3		0.6	V
input Low voltage	۴IL	Vcc = 2.7V to 3.6V		-0.3		0.8	v
Output High Voltage	V _{OH}	I _{OH} = -0.1mA, Vcc = 2.2V		2.0			v
Output High Voltage	V OH	I _{OH} = -1.0mA, Vcc = 2.7V		2.4			v
	V _{OL}	I _{OL} = 0.1mA, Vcc = 2.2V				0.4	v
Output Low Voltage	VOL	I _{OL} = 2.1mA, Vcc = 2.7V				0.4	v
Input Leakage Current	Ι _{LI}	I_{LI} $V_{IN} = 0$ to V_{CC}		-1		1	μA
Output Leakage Current	I _{LO}	$\overline{OE} = V_{IH}$ or Chip Disabled		-1		1	μΑ
Read/Write Operating Supply Current	loor	V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL}			1.5	3	mA
@ 1 μs Cycle Time ²	I _{CC1}	Chip Enabled, $I_{OUT} = 0$	-L		1.5	3	
Read/Write Operating Supply Current	I _{CC2}	V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL} Chip			12.0	20.0	mA
@ fmax	1002	Enabled, I _{OUT} = 0			12.0	15.0	
		$V_{IN} = V_{CC} \text{ or } 0V$			2.0	20	
Maximum Standby Current	I _{SB1}	Chip Disabled t _A = 85°C, V _{CC} = 3.6 V	-L		2.0	8	μA
Maximum Data Retention Current	I _{DR}	Vcc = 1.5V, CE \geq Vcc - 0.2V,				10	
	יטא	$VIN \geq Vcc$ - 0.2V or $VIN \leq 0.2V$	-L			4	μA

1. Typical values are measured at Vcc=Vcc Typ., $T_A {=} 25^\circ C$ and not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

Advance Information

www.DataSheet4U.cor

Timing Test Conditions

Item	
Input Pulse Level	0.1V _{CC} to 0.9 V _{CC}
Input Rise and Fall Time	1V/ns
Input and Output Timing Reference Levels	0.5 V _{CC}
Output Load	CL = 50pF
Operating Temperature	-40 to +85 °C

Timing

		5		
Item	Symbol	Min	Мах	- Units
Read Cycle Time	t _{RC}	55		ns
Address Access Time (Random Access)	t _{AA}		55	ns
Chip Enable to Valid Output	t _{CO}		55	ns
Output Enable to Valid Output	t _{OE}		25	ns
Byte Select to Valid Output	t _{LB} , t _{UB}		55	ns
Chip Enable to Low-Z output	t _{LZ}	10		ns
Output Enable to Low-Z Output	t _{OLZ}	5		ns
Byte Select to Low-Z Output	t _{LBZ} , t _{UBZ}	10		ns
Chip Disable to High-Z Output	t _{HZ}		20	ns
Output Disable to High-Z Output	t _{OHZ}		20	ns
Byte Select Disable to High-Z Output	t _{LBHZ} , t _{UBHZ}		20	ns
Output Hold from Address Change	t _{OH}	10		ns
Write Cycle Time	t _{WC}	55		ns
Chip Enable to End of Write	t _{CW}	40		ns
Address Valid to End of Write	t _{AW}	40		ns
Byte Select to End of Write	t _{LBW} , t _{UBW}	40		ns
Write Pulse Width	t _{WP}	40		ns
Address Setup Time	t _{AS}	0		ns
Write Recovery Time	t _{WR}	0		ns
Write to High-Z Output	t _{WHZ}		20	ns
Data to Write Time Overlap	t _{DW}	25		ns
Data Hold from Write Time	t _{DH}	0		ns
End Write to Low-Z Output	t _{ow}	10		ns


Note:

1. Full device AC operation assumes a 100us ramp time from 0 to Vcc(min) and 200us wait time after Vcc stablization.

2. Full device operation requires linear Vcc ramp from V_{DR} to Vcc(min) \geq 100us or stable at Vcc(min) \geq 100us.

NanoAmp Solutions, Inc.


Advance Information



Advance Information

NanoAmp Solutions, Inc.

www.DataSheet4U.co




www.DataSheet2020m The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com.

Advance Information

Parameter	Description	Condition		Min	Тур	Max	Unit
V _{DR}	Vcc for Data Retention			1.5			V
ICCDR	Data Retention Current	$\label{eq:Vcc} \begin{array}{l} \mbox{Vcc} \mbox{=} 1.5\mbox{V}, \mbox{CE} \geq \mbox{Vcc} \mbox{-} 0.2\mbox{V}, \\ \mbox{VIN} \geq \mbox{Vcc} \mbox{-} 0.2\mbox{V} \mbox{ or VIN} \leq 0.2\mbox{V} \end{array}$	-L			10 4	μA
t _{CDR}	Chip Deselect to Data Retention Time			0			ns
t _R	Operation Recovery Time			t _{RC}			ns

Data Retention Waveform




Note: Full device operation requires linear Vcc ramp from VDR to Vcc(min) > 100 μ s

Advance Information

NanoAmp Solutions, Inc.


www.DataSheet4U.con



Advance Information

NanoAmp Solutions, Inc.

www.DataSheet4U.con



Revision History

Revision	Date	Change Description
A	Oct 6. 2004	Initial Advance Release
В	Nov 9. 2004	General Update
С	Jan 14, 2005	General Update

© 2001 - 2002 Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.